

MACH 5 CPLD Family Fifth Generation MACH Architecture

FEATURES

- ♦ High logic densities and I/Os for increased logic integration
 - 128 to 512 macrocell densities
 - 68 to 256 I/Os
- ♦ Wide selection of density and I/O combinations to support most application needs
 - 6 macrocell density options
 - 7 I/O options
 - Up to 4 I/O options per macrocell density
 - Up to 5 density & I/O options for each package
- ◆ Performance features to fit system needs
 - 5.5 ns t_{PD} Commercial, 7.5 ns t_{PD} Industrial
 - 182 MHz f_{CNT}
 - Four programmable power/speed settings per block
- ◆ Flexible architecture facilitates logic design
 - Multiple levels of switch matrices allow for performance-based routing
 - 100% routability and pin-out retention
 - Synchronous and asynchronous clocking, including dual-edge clocking
 - Asynchronous product- or sum-term set or reset
 - 16 to 64 output enables
 - Functions of up to 32 product terms
- Advanced capabilities for easy system integration
 - 3.3-V & 5-V JEDEC-compliant operations
 - IEEE 1149.1 compliant for boundary scan testing
 - 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port
 - PCI compliant (-5/-6/-7/-10/-12 speed grades)
 - Safe for mixed supply voltage system design
 - Bus-Friendly™ Inputs & I/Os
 - Individual output slew rate control
 - Hot socketing
 - Programmable security bit
- ◆ Advanced E²CMOS process provides high performance, cost effective solutions
- **♦** Supported by ispDesignEXPERT™ software for rapid logic development
 - Supports HDL design methodologies with results optimized for MACH 5 devices
 - Flexibility to adapt to user requirements
 - Software partnerships that ensure customer success
- ◆ Lattice and Third-party hardware programming support
 - LatticePRO™ software for in-system programmability support on PCs and Automated Test Equipment
 - Programming support on all major programmers including Data I/O, BP Microsystems, Advin, and System General

Publication# **20446** Amendment/**0**



Table 1. MACH 5 Device Features ¹

Feature	M5-1 M5LV	28/1 /-128	M5-192/1		M5-256/1 M5LV-256		320 /-320	M5- M5L		M5-512 M5LV-512	
Supply Voltage (V)	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
Macrocells	128	128	192	256	256	320	320	384	384	512	512
Maximum User I/O Pins	120	120	120	160	160	192	192	160	192	256	256
t _{PD} (ns)	5.5	5.5	5.5	5.5	5.5	6.52	6.52	6.52	6.52	6.52	6.5^{2}
t _{SS} (ns)	3.0	3.0	3.0	3.0	3.0	3.0^{2}	3.0^{2}	3.0^{2}	3.0^{2}	3.0^{2}	3.0^{2}
t _{COS} (ns)	4.5	4.5	4.5	4.5	4.5	5.0^2	5.0^2	5.0^{2}	5.0^{2}	5.0^2	5.0^2
f _{CNT} (MHz)	182	182	182	182	182	167 ²	167 ²				
Typical Static Power (mA)	35	35	45	55	55	70	70	75	75	100	100
IEEE 1149.1 Boundary Scan Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PCI-Compliant PCI-Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

Note:

- 1. "M5-xxx" is for 5-V devices. "M5LV-xxx" is for 3.3-V devices.
- 2. Preliminary specifications for new 6.5ns (Tpd) speed grade. 7.5ns speed grade in production now.

GENERAL DESCRIPTION

The MACH[®] 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.

Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E^2 CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.



Table 2. MACH 5 Speed Grades

				Speed Grade ¹			
Device	-5	-6	-7	-10	-12	-15	-20
M5-128 ²			С	C, I	C, I	C, I	I
M5-128/1	С		C, I	C, I	C, I	C, I	I
M5LV-128	С		C,I	C, I	C, I	I	
M5-192/1	С		C, I	C, I	C, I	C, I	I
M5-256 ²			С	C, I	C, I	C, I	I
M5-256/1	С		C, I	C, I	C, I	C, I	I
M5LV-256	С		C, I	C, I	C, I	I	
M5-320		С	C, I	C, I	C, I	C, I	I
M5LV-320		С	C, I	C, I	C, I	C, I	I
M5-384		C_3	C, I ³	C, I	C, I	C, I	I
M5LV-384		C ₃	C, I ³	C, I	C, I	C, I	I
M5-512		C_3	C, I ³	C, I	C, I	C, I	I
M5LV-512		C_3	C, I ³	C, I	C, I	C, I	I

Note:

- 1. C = Commercial grade, I = Industrial grade
- 2. /1 version recommended for new designs
- 3. Preliminary specifications

With Lattice's unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL® block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options ¹

		128/1 V-128	M5-192/1		256/1 V-256		320 V-320		384 /-384		-512 V-512
Supply Voltage	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
100-pin TQFP	68	68, 74	68	68	68*, 74						
100-pin PQFP	68	68*	68*	68*	68						
144-pin TQFP		104			104						
144-pin PQFP	104	104*	104*	104*	104*						
160-pin PQFP	120	120	120	120	120	120*	120	120*	120	120*	120
208-pin PQFP				160	160	160	160	160	160	160	160
240-pin PQFP						184*	184*	184*	184*	184*	184*
256-ball BGA						192	192*	192*	192*	192*	192*
352-ball BGA										256	256

Note:


1. The I/O options indicated with a "*" are obsolete, please contact factory for more information.



Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today's complex designs. I/O safety features allow for mixed-voltage design, and both the 3.3-V and the 5-V device versions are in-system programmable through an IEEE 1149.1 Test Access Port (TAP) interface.

FUNCTIONAL DESCRIPTION

The MACH 5 architecture consists of PAL blocks connected by two levels of interconnect. The **block interconnect** provides routing among 4 PAL blocks. This grouping of PAL blocks joined by the block interconnect is called a **segment**. The second level of interconnect, the **segment interconnect**, ties all of the segments together. The only logic difference between any two MACH 5 devices is the number of segments. Therefore, once a designer is familiar with one device, consistent performance can be expected across the entire family. All devices have four clock pins available which can also be used as logic inputs.



20446G-001

Figure 1. MACH 5 Block Diagram


The MACH 5 PAL blocks consist of the elements listed below (Figure 2). While each PAL block resembles an independent PAL device, it has superior control and logic generation capabilities.

- ◆ I/O cells
- Product-term array and Logic Allocator
- ◆ Macrocells
- Register control generator
- Output enable generator

I/O Cells

The I/Os associated with each PAL block have a path directly back to that PAL block called **local feedback**. If the I/O is used in another PAL block, the **interconnect feeder** assigns a **block interconnect** line to that signal. The interconnect feeder acts as an input switch matrix. The block and segment interconnects provide connections between any two signals in a device. The **block feeder** assigns block interconnect lines and local feedback lines to the PAL block inputs.





20446G-002

Figure 2. PAL Block Structure

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 of 4 product terms.

Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

	and a record form become	options for 11 clust	iers unu nauer occus
Macrocell	Available Clusters	Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂ , C ₃ , C ₄	M ₈	C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₁	$C_0, C_1, C_2, C_3, C_4, C_5$	M ₉	C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₂	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆	M ₁₀	$C_7, C_8, C_9, C_{10}, C_{11}, C_{12}, C_{13}, C_{14}$
M ₃	$C_0, C_1, C_2, C_3, C_4, C_5, C_6, C_7$	M ₁₁	C_8 , C_9 , C_{10} , C_{11} , C_{12} , C_{13} , C_{14} , C_{15}
M ₄	$C_0, C_1, C_2, C_3, C_4, C_5, C_6, C_7$	M ₁₂	C_8 , C_9 , C_{10} , C_{11} , C_{12} , C_{13} , C_{14} , C_{15}
M ₅	$C_1, C_2, C_3, C_4, C_5, C_6, C_7, C_8$	M ₁₃	$c_9, c_{10}, c_{11}, c_{12}, c_{13}, c_{14}, c_{15}$
M ₆	C_2 , C_3 , C_4 , C_5 , C_6 , C_7 , C_8 , C_9	M ₁₄	$c_{10}, c_{11}, c_{12}, c_{13}, c_{14}, c_{15}$
M ₇	C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀	M ₁₅	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅

Table 4. Product Term Steering Options for PT Clusters and Macrocells



Macrocells

The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial, registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.

Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as "buried" macrocells to drive device logic via the matrix.




Figure 3. Macrocell Diagram

20446G-003

Control Generator

The control generator provides four configurable clock lines and three configurable set/reset lines to each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive or negative edge clocking is available as well as advanced clocking features such as **complementary** and **biphase** clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:

Clock Line 0 Options

- ◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
- Product-term clock (A*B*C)
- ◆ Sum-term clock (A+B+C)



Clock Line 1 Options

- ◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
- ◆ Global clock (0, 1, 2, or 3) with negative edge clock enable
- ◆ Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)

Clock Line 2 Options

◆ Global clock (0, 1, 2, or 3) with clock enable

Clock Line 3 Options

- ◆ Complement of clock line 2 (same clock enable)
- ◆ Product-term clock (if clock line 2 does not use clock enable




Figure 4. Clock Generator

Figure 5. Set/Reset Generator

The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sumterm latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches.



OE Generator

There is one output enable (OE) generator per PAL block that generates two product-term driven output enables. Each I/O cell is simply an output buffer. Each I/O cell within the PAL block can choose to be permanently enabled, permanently disabled, or choose one of the two product term output enables per PAL block (Figure 6).




Figure 6. Output Enable Generator and I/O Cell



MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter, t_{BUF} is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an "i". By adding t_{BUF} to this internal parameter, the external parameter is derived. For example, $t_{PD} = t_{PDi} + t_{BUF}$. A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled *MACH 5 Timing and High Speed Design* for a more detailed discussion about the timing parameters.




Figure 7. MACH 5 Timing Model



MULTIPLE I/O AND DENSITY OPTIONS

The MACH 5 family offers six macrocell densities in a number of I/O options. This allows designers to choose a device close to their logic density and I/O requirements, thus minimizing costs. For the same package type, every density has the same pin-out. With proper design considerations, a design can be moved to a higher or lower density part as required.

IEEE 1149.1 - COMPLIANT BOUNDARY SCAN TESTABILITY

Most MACH 5 devices have boundary scan registers and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more complete board-level testing.

IEEE 1149.1 - COMPLIANT IN-SYSTEM PROGRAMMING

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality, and the ability to make in-field modifications. All MACH 5 devices provide in-system programming (ISP) capability through their IEEE 1149.1-compliant Boundary Scan Test Access Port. By using the IEEE 1149.1-compliant Boundary Scan Test Access Port as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

MACH 5 devices can be programmed across the commercial temperature and voltage range. The PC-based LatticePRO software facilitates in-system programming of MACH 5 devices. LatticePRO software takes the JEDEC file output produced by design implementation software, along with information about the Boundary Scan chain, and creates a set of vectors that are used to drive the Boundary Scan chain. LatticePRO software can use these vectors to drive a Boundary Scan chain via the parallel port of a PC. Alternatively, LatticePRO software can output files in formats understood by common automated test equipment. This equipment can then be used to program MACH 5 devices during the testing of a circuit board.

PCI COMPLIANT

MACH 5 devices in the -5/-6/-7/-10/-12 speed grades are compliant with the *PCI Local Bus Specification* version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The 3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above V_{CC} because of their 5-V input tolerant feature. MACH 5 devices provide the speed, drive, density, output enables and I/Os for the most complex PCI designs.



SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS ¹

Both the 3.3-V and 5-V V_{CC} MACH 5 devices are safe for mixed supply voltage system designs. The 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other 3.3-V devices. The 3.3-V devices will accept inputs up to 5.5 V. Both the 3.3-V and 5-V versions have the same high-speed performance and provide easy-to-use mixed-voltage design capability.

Note:

1. Excludes original M5-128, M5-192, and M5-256 while M5-128/1, M3-192/1 and M5-256/1 are supported. Please refer to Application Note titled "Hot Socketing and Mixed Supply Design with MACH 4 and MACH 5 Devices".

BUS-FRIENDLY INPUTS AND I/OS

All MACH 5 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven logic state. While it is a good design practice to tie unused pins to a known state, the Bus-Friendly input structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At power-up, the Bus-Friendly latches are reset to a logic level "1." For the circuit diagram, please refer to the document entitled *MACH Endurance Characteristics* on the Lattice Data Book CD-ROM or Lattice web site.

POWER MANAGEMENT

There are 4 power/speed options in each MACH 5 PAL block (Table 5). The speed and power tradeoff can be tailored for each design. The signal speed paths in the lower-power PAL blocks will be slower than those in the higher-power PAL blocks. This feature allows speed critical paths to run at maximum frequency while the rest of the signal paths operate in a lower-power mode. In large designs, there may be several different speed requirements for different portions of the design.

High Speed/High Power

Medium High Speed/Medium High Power

Medium Low Speed/Medium Low Power

Low Speed/Low Power

20% Power

Table 5. Power Levels

PROGRAMMABLE SLEW RATE

Each MACH 5 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.

POWER-UP RESET/SET

All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee




initialization values, the V_{CC} rise must be monotonic and the clock must be inactive until the reset delay time has elapsed.

SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.




MACH 5 PAL BLOCK





BLOCK DIAGRAM — M5(LV)-128/XXX


SEGMENT 0



SEGMENT 1




BLOCK DIAGRAM — M5-192/XXX






BLOCK DIAGRAM — M5(LV)-256/XXX





BLOCK DIAGRAM — M5(LV)-320/XXX






BLOCK DIAGRAM — M5(LV)-384/XXX






BLOCK DIAGRAM — M5(LV)-512/XXX





BLOCK DIAGRAM — M5(LV)-512/XXX





ABSOLUTE MAXIMUM RATINGS

M5

reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) Operating in Free Air
Supply Voltage (V _{CC}) with Respect to Ground +4.75 V to +5.25 V
Industrial (I) Devices
Ambient Temperature (T_A) Operating in Free Air40°C to +85°C
Supply Voltage (V _{CC}) with Respect to Ground $+4.5$ V to $+5.5$ V
Operating ranges define those limits between which the functionality of the device is guaranteed.

5-V DC CHARACTERISITICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Min	Тур	Max	Unit
	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{CC} = Min$, $V_{IN} = V_{IH}$ or V_{IL}	2.4			V
V _{OH}	(For M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384, M5-512 Devices)	$\boxed{I_{OH} = 0 \text{ mA, } V_{CC} = \text{Max, } V_{IN} = V_{IH} \text{ or } V_{IL}}$			3.3	V
	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{CC} = Min$, $V_{IN} = V_{IH}$ or V_{IL}	2.4			V
	(For M5-128, M5-192, M5-256 Devices)	$I_{OH} =$ -2.5 mA, $V_{CC} =$ 5.25 V, $V_{IN} = V_{IH}$ or V_{IL}			3.6	V
V_{OL}	Output LOW Voltage (Note 2)	$I_{OL} = +16$ mA, $V_{CC} = Min$, $V_{IN} = V_{IH}$ or V_{IL}			0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)			0.8	V
I _{IH}	Input HIGH Leakage Current	$V_{IN} = 5.25$, $V_{CC} = Max$ (Note 4)			10	μA
I _{IL}	Input LOW Leakage Current	$V_{IN} = 0$, $V_{CC} = Max$ (Note 4)			-10	μA
I _{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25$, $V_{CC} = Max$, $V_{IN} = V_{IH}$ or V_{IL} (Note 4)			10	μA
I _{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0$, $V_{CC} = Max$, $V_{IN} = V_{IH}$ or V_{IL} (Note 4)			-10	μA
I _{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = Max, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 5)}$	-30		-180	mA

Note:

- 1. 150° for M5-128, M5-192 and M5-256 devices. 130° for M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384 and M5-512 devices.
- 2. Total I_{OL} between ground pins should not exceed 64 mA.
- 3. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- 4. I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
- 5. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.



ABSOLUTE MAXIMUM RATINGS

M5LV

Storage Temperature
Device Junction Temperature $\dots +130^{\circ}C$
Supply Voltage with Respect to Ground $\dots -0.5 \text{ V}$ to $+4.5 \text{ V}$
DC Input Voltage0.5 V to 5.5 V
Static Discharge Voltage 2000 V
Latchup Current (-40°C to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) Operating in Free Air
Supply Voltage (V _{CC}) with Respect to Ground $+3.0~V$ to $+3.6~V$
Industrial (I) Devices
Ambient Temperature (T_A) Operating in Free Air40°C to +85°C
Supply Voltage (V _{CC}) with Respect to Ground $+3.0~V$ to $+3.6~V$
Operating ranges define those limits between which the

Operating ranges define those limits between which the functionality of the device is guaranteed.

3.3-V DC CHARACTERISITICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Descrip	tion	Min	Max	Unit
v	Output HIGH Voltage	$V_{CC} = Min$	$I_{OH} = -100 \mu\text{A}$	V _{CC} -0.2		V
V _{OH}	Output inten voltage	$V_{IN} = V_{IH \text{ or }} V_{IL}$	$I_{OH} = 3.2 \text{ mA}$	2.4		V
v	Output LOW Voltage	$V_{CC} = Min$	$I_{OL} = 100 \mu A$		0.2	V
V_{OL}	Output LOW Voltage	$V_{IN} = V_{IH \text{ or }} V_{IL}$		0.5	V	
V _{IH}	Input HIGH Voltage	$V_{OUT} \ge V_{OH}$ Min or $V_{OUT} \le V_{OL}$ Max	2.0	5.5	V	
V _{IL}	Input LOW Voltage	$V_{OUT} \ge V_{OH}$ Min or $V_{OUT} \le V_{OL}$ Max	(Note 2)	-0.3	0.8	V
I _{IH}	Input HIGH Leakage Current	$V_{IN} = 3.6, V_{CC} = Max \text{ (Note 3)}$			10	μΑ
I _{IL}	Input LOW Leakage Current	$V_{IN} = 0$, $V_{CC} = Max$ (Note 3)			-10	μΑ
I _{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6$, $V_{CC} = Max$, $V_{IN} = V_{IH}$ or		10	μΑ	
I _{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0$, $V_{CC} = Max$, $V_{IN} = V_{IH}$ or $V_{IN} = V_{IH}$		-10	μΑ	
I _{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = Max, V_{IN} = V_{IH} or$	V _{IL} (Note 4)	-15	-160	mA

Notes

- 1. Total I_{OL} between ground pins should not exceed 64 mA.
- 2. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- 3. I/O pin leakage is the worst case of $I_{\rm IL}$ and $I_{\rm OZL}$ or $I_{\rm IH}$ and $I_{\rm OZH}$.
- 4. Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.



M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹

		-	5	-	6	-	7	-1	10	-1	12	-1	15	-2	20	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Combi	inatorial Delay:		!				!	!			!			!		
t _{PDi}	Internal combinatorial propagation delay		3.5		4.5		5.5		8.0		10.0		13.0		18.0	ns
t _{PD}	Combinatorial propagation delay		5.5		6.5		7.5		10.0		12.0		15.0		20.0	ns
Regist	ered Delays:															
t _{SS}	Synchronous clock setup time	3.0		3.0		4.0		5.0		6.0		8.0		10.0		ns
t _{SA}	Asynchronous clock setup time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HS}	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HA}	Asynchronous clock hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{COSi}	Synchronous clock to internal output		2.5		3.0		4.0		5.0		6.0		8.0		10.0	ns
t _{COS}	Synchronous clock to output		4.5		5.0		6.0		7.0		8.0		10.0		12.0	ns
t _{COAi}	Asynchronous clock to internal output		6.0		6.0		8.0		10.0		13.0		15.0		18.0	ns
t _{COA}	Asynchronous clock to output		8.0		8.0		10.0		12.0		15.0		17.0		20.0	ns
Latche	ed Delays:	•		•											•	
t _{SAL}	Latch setup time	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HAL}	Latch hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{PDLi}	Transparent latch internal		6.0		7.0		7.0		8.0		9.0		10.0		10.0	ns
t _{PDL}	Propagation delay through transparent latch		8.0		9.0		9.0		10.0		11.0		12.0		12.0	ns
t _{GOAi}	Gate to internal output		7.0		8.0		8.0		9.0		10.0		11.0		12.0	ns
t _{GOA}	Gate to output		9.0		10.0		10.0		11.0		12.0		13.0		14.0	ns
Input	Register Delays:		,		'										'	
t _{SIRS}	Input register setup time using a synchronous clock	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{SIRA}	Input register setup time using an asynchronous clock	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HIRS}	Input register hold time using a synchronous clock	3.0		3.0		3.0		4.0		4.0		4.0		4.0		ns
t _{HIRA}	Input register hold time using an asynchronous clock	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
Input	Latch Delays:		•	'	•						•				'	
t _{SIL}	Input latch setup time	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{HIL}	Input latch hold time	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
t _{PDILi}	Transparent input latch		5.0		5.0		5.5		6.0		6.0		6.0		6.0	ns
Outpu	t Delays:															
t _{BUF}	Output buffer delay		2.0		2.0		2.0		2.0		2.0		2.0		2.0	ns
t _{SIW}	Slow slew rate delay		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t _{EA}	Output enable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns
t _{ER}	Output disable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns



M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-	5	-	6	-	7	-]	10	-1	12	-1	15	-2	20	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power	Delays:			•										•		
t _{PL1}	Power level 1 delay (Note 2)		4.0 (5.0)		4.0		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)	ns
t _{PL2}	Power level 2 delay (Note 2)		6.0 (9.0)		6.0		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)	ns
t _{PL3}	Power level 3 delay (Note 2)		9.0 (17.5)		9.0		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)	ns
Additio	onal Cluster Delay:	•			•				•		•		•			
t _{PT}	Product term cluster delay		0.3		0.3		0.3		0.3		0.3		0.3		0.3	ns
Interc	onnect Delays:			•	•						•	•	•	•		
t _{BLK}	Block interconnect delay		1.5		1.5		1.5		2.0		2.0		2.0		2.0	ns
t _{SEG}	Segment interconnect delay		4.5		4.5		5.0		6.0		6.0		6.0		6.0	ns
Reset	and Preset Delays:	•		•	•						•	•	•	•		
t _{SRi}	Asynchronous reset or preset to internal register output		6.0		8.0		8.0		10.0		12.0		14.0		16.0	ns
t _{SR}	Asynchronous reset or preset to register output		8.0		10.0		10.0		12.0		14.0		16.0		18.0	ns
t _{SRR}	Reset and set register recovery time	5.5		7.5		7.5		8.0		9.0		10.0		11.0		ns
t _{SRW}	Asynchronous reset or preset width	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
Clock	Enable Delays:	•		!	'				•					!		
t _{CES}	Clock enable setup time	4.0		5.0		5.0		6.0		7.0		7.0		8.0		ns
t _{CEH}	Clock enable hold time	3.0		4.0		4.0		5.0		6.0		6.0		7.0		ns
Width:		'		!	'				'					!		
t _{WLS}	Global clock width low (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t _{WHS}	Global clock width high (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t _{WLA}	Product term clock width low	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{WHA}	Product term clock width high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{GWA}	Gate width low (for low transparent) or high (for high transparent)	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{WIR}	Input register clock width low or high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns



M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-	-5		6	-	7	-1	10	-1	2	-1	5	-20		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Frequency:																
	External feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COS})$	133		125		100		83.3		71.4		55.6		45.5		MHz
f _{MAX}	Internal feedback, PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} +t _{COSi})	182		167		125		100		83.3		62.5		50.0		MHz
	No feedback PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{HS})$	200		167		167		125		100		83.3		83.3		MHz
	External feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COA})$	91		91		71.4		58.8		47.6		41.7		35.7		MHz
f _{MAXA}	Internal feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} +t _{COAi})	111		111		83.3		66.7		52.6		45.5		38.5		MHz
	No feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{HA})$	167		125		125		100		83.3	·	71.4		62.5		MHz
f _{MAXI}	Maximum input register frequency 1/(t _{SIRS} +t _{HIRS}) or 1/(2 x t _{WICW})	167		125		125		100		83.3		71.4		62.5		MHz

Notes:

- 1. See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
- 2. Numbers in parentheses are for M5-128, M5-192, M5-256.
- 3. If a signal is used as both a clock and a logic array input, then the maximum input frequency applies $(f_{MAX}/2)$.



CAPACITANCE¹

Parameter Symbol	Parameter Description	Test co	onditions	Тур	Unit
C _{IN}	I/CLK pin	$V_{IN} = 2.0 \text{ V}$	3.3 V or 5 V, 25° C, 1 MHz	12	pF
$C_{I/O}$	I/O pin	$V_{OUT} = 2.0 \text{ V}$	3.3 V or 5 V, 25° C, 1 MHz	10	pF

These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where these parameters may be affected.

I_{CC} vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected "typical" pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power. For a more detailed discussion about MACH 5 power consumption, refer to the application note entitled *MACH 5 Power* in the Application Notes section on the Lattice Data Book CD-ROM or Lattice web site.

I_{CC} CURVES AT HIGH /LOW POWER MODES




Figure 8. I_{CC} Curves at High/Low Power Modes







Figure 9. I_{CC} Curves at High/Low Power Modes



100-PIN PQFP CONNECTION DIAGRAM

Top View

100-Pin PQFP (68 I/O)




^{*}Package obsolete, contact factory.

20446G-016

Pin Designations

CLK = Clock = Supply Voltage V_{CC} TDI = Test Data In GND = Ground Input **TCK** Test Clock = Input/Output I/O TMS Test Mode Select NC = No Connect TDO = Test Data Out






100-PIN TQFP CONNECTION DIAGRAM - 68 I/O

Top View

100-Pin TQFP (68 I/O)




^{*}Package obsolete, contact factory.

20446G-017

Pin Designations


CLK = Clock = Supply Voltage V_{CC} GND = Ground TDI Test Data In = Test Clock I = Input TCK = Input/Output I/O **TMS** Test Mode Select NC = No Connect TDO = Test Data Out





100-PIN TQFP CONNECTION DIAGRAM – 74 I/O Top View


100-Pin TQFP (74 I/O)



20446G-018

Pin Designations


CLK	=	Clock	V_{CC}	=	Supply Voltage
GND	=	Ground	TDI	=	Test Data In
I	=	Input	TCK	=	Test Clock
I/O	=	Input/Output	TMS	=	Test Mode Select
NC	=	No Connect	TDO	=	Test Data Out





144-PIN PQFP CONNECTION DIAGRAM Top View

144-Pin PQFP




^{*}Package obsolete, contact factory.

20446G-019

Pin Designations

CLK	=	Clock	V_{CC}	=	Supply Voltage
GND	=	Ground	TDI	=	Test Data In
I	=	Input	TCK	=	Test Clock
I/O	=	Input/Output	TMS	=	Test Mode Select
NC	=	No Connect	TDO	=	Test Data Out






144-PIN TQFP CONNECTION DIAGRAM

Top View


144-Pin TQFP



20446G-020

Pin Designations


= Supply Voltage CLK = Clock V_{CC} TDI Test Data In GND = Ground I Input TCK Test Clock I/O = Input/Output TMS Test Mode Select NC No Connect TDO = Test Data Out





160-PIN PQFP CONNECTION DIAGRAM Top View


160-Pin PQFP (128, 192, 256 Macrocells)



20446G-021

Pin Designations


CLK $V_{CC} \\$ = Clock = Supply Voltage GND = Ground TDI Test Data In I Input **TCK** Test Clock I/O Input/Output **TMS** Test Mode Select NC = No Connect TDO = Test Data Out





160-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View

160-Pin PQFP (320, 384, 512 Macrocells)




^{*}Package obsolete, contact factory.

20446G-022

Pin Designations

CLK	=	Clock	V_{CC}	=	Supply Voltage
GND	=	Ground	TDI	=	Test Data In
I	=	Input	TCK	=	Test Clock
I/O	=	Input/Output	TMS	=	Test Mode Select
NC	=	No Connect	TDO	=	Test Data Out




MACH 5 Family



208-PIN PQFP CONNECTION DIAGRAM Top View


208-Pin PQFP (192, 256 Macrocells)



20446G-023

Pin Designations


CLK	=	Clock	V_{CC}	=	Supply Voltage	3
GND	=	Ground	TDI	=	Test Data In	Т
I	=	Input	TCK	=	Test Clock	
I/O	=	Input/Output	TMS	=	Test Mode Select	
NC	=	No Connect	TDO	=	Test Data Out	





208-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View


208-Pin PQFP (320, 384, 512 Macrocells) M5-320 M5LV-320 4A15 4A13 4A13 4A11 4A10 4A8 4A8 4A8 4A4 4A3 M5-320 M5LV-320 082 083 084 087 081 0813 0813 482 484 484 487 488 481 4811 4812 4813 4814 4814 4814 3813 3812 3811 388 387 383 383 M5-384 M5LV-384 M5-384 082 083 084 087 088 0811 0812 5A15 5A14 5A13 5A12 5A10 5A8 5A8 5A8 5A8 588 589 5810 5811 5812 5813 5814 4813 4811 4811 487 484 483 483 M5LV-384 583 584 587 788 7811 7812 7813 7A13 7A11 7A1 7A7 7A3 7A3 6B13 6B12 6B11 6B8 6A2 6A3 6A4 6A7 6A11 6A12 6A13 780 781 782 783 784 785 785 687 686 685 684 683 682 681 680



20446G-024

Pin Designations

CLK	=	Clock	V_{CC}	=	Supply Voltage
GND	=	Ground	TDI	=	Test Data In
I	=	Input	TCK	=	Test Clock
I/O	=	Input/Output	TMS	=	Test Mode Select
NC	=	No Connect	TDO	=	Test Data Out




MACH 5 Family



240-PIN PQFP CONNECTION DIAGRAM Top View

240-Pin PQFP




^{*}Package obsolete, contact factory.

20446G-025

Pin Designations

=	Clock	V_{CC}	=	Supply Voltage
=	Ground	TDI	=	Test Data In
=	Input	TCK	=	Test Clock
=	Input/Output	TMS	=	Test Mode Select
=	No Connect	TDO	=	Test Data Out
	= =	= Clock= Ground= Input= Input/Output= No Connect	= Ground TDI = Input TCK = Input/Output TMS	= Ground TDI = = Input TCK = = Input/Output TMS =





256-BALL BGA CONNECTION DIAGRAM — M5-320, M5LV-320*, M5-384*, M5LV-384*, M5-512*, M5LV-512* Bottom View (I/O Pin-outs)

256-Ball BGA

	А	В	C	О	H	ഥ	ŭ	Н	ſ	K	П	M	Z	Ь	R	Г	n	>	×	\prec	
1	GND	GND	/0181	/0182	1/0183	GND	/0184	GND	1/0185	1/0186	GND	1/0187	GND	1/0188	GND	/0189	1/0190	1/0191	GND	GND	1
2	GND	1/0164	1/0165 1/0181	/0166		/0168	/0169	/0170		I3/CLK3	12/CLK2	1/0172	/0173	/0174	/0175	/0176	/0177	1/0178	/0179	1/0180	2
က	GND	/0148		1/0149 1/0166 1/0182	1/0150 1/0167	/0137 /0151 /0168	1/0152 1/0169 1/0184	/0138 /0153 /0170	/0139 /0154 /0171	/0140 /0155	/0141 /0156	0142 1/0157	/0143 /0158 /0173	1/0159 1/0174	0144 1/0160 1/0175	1/0161 1/0176 1/0189	1/0162 1/0177	200	/0163	GND	3
4	/0134	//0135 /0148	/0136	Vcc	ТБО	/0137	Vcc	/0138	/0139	/0140	/0141	/0142	/0143	Vcc	/0144	TMS	Vcc	//0145	/0146	/0147	4
5	1/0128 1/0134	1/0129	1/0103 1/0110 1/0118 1/0123 1/0130 1/0136	Vcc													Vcc	VO100 VO106 VO113 VO119 VO126 VO131 VO145	VO101 VO107 VO114 VO120 VO127 VO132 VO146 VO163 VO179	1/0133	5
9	GND	1/0122	1/0123	1/0124													1/0125	1/0126	1/0127	GND	9
7	/0116	1/0117	/0118	Vcc		.		4	•								Vcc	//0119	/0120	/0121	7
∞	1/0108	1/0109	1/0110	1/0111		Pin [CLK			i ons ock								1/0112	1/0113	1/0114	1/0115 1/0121	8
6	GND	1/0102 1/01	1/0103	1/0104 1/0111		GNI I	= C =	т		1/0105 1/0112	1/0106	1/0107	GND	6							
10	GND	960/1	1/097	860/1		I/O NC	=	In		660/1	1/0100	1/0101	GND	10							
11	GND	060/1	1/091	1/092		V_{CC}	=	Su	1/093	1/094	1/095	GND	11								
12	GND	1/084	1/085	980/1		TDI = Test Data In TCK = Test Clock													680/1	GND	12
13	1/076	1/0/1	1/078	1/079		TMS TDC			st M			ect					080/1	1/081	1/082	1/083	13
14	1/070	1/0/1	1/072	Vcc													Vcc	1/073	1/074	1/075	14
15	GND	1/064	1/065	990/1													1/067	890/1	690/1	GND	15
16	1/058	1/059	090/1	Vcc													Vcc	1/061	1/062	1/063	16
17	1/044	1/045	1/046	Vcc	TDI	1/047	Vcc	1/048	1/049	1/050	1/051	1/052	1/053	Vcc	1/054	TCK	Vcc	1/055	950/1	1/057	17
18	GND	1/028	V _{CC}	1/029	000/1	1/031	1/032	1/033	1/034	1/035	960/1	1/037	1/038	660/1	1/040	1/041	1/042	Vcc	1/043	GND	18
19	1/011	1/012	1/013	1/014	1/015	1/016	1/017	1/018	1/019	IO/CLK0	11/CLK1	1/020	1/021	1/022	1/023	1/024	1/025	1/026	1/027	GND	19
20	GND	GND	00/1	1/01	1/02	GND	1/03	GND	1/04	GND	1/05	90/1	GND	1/07	GND	80/1	60/1	1/010	GND	GND	20
	A	В	ပ	Ω	ഥ	ᄺ	r	H		×	ח	\boxtimes	Z	Ъ	R	⊣	n	>	≽	7	

^{*}Package obsolete, contact factory.



256-BALL BGA CONNECTION DIAGRAM — M5-320, M5LV-320*

Bottom View (Macrocell Association)

256-Ball BGA

	A	В	C	Q	ш	ഥ	Ŋ	Н	J	×	П	M	Z	Ь	R	Н	Ω	>	×	Υ	
1	GND	GND	3A11	3D15	3D12	GND	3D7	GND	3D3	3D2	GND	2D2	GND	2D7	GND	2D10	2D13	2D15	GND	GND	1
2	GND	3B2	3A3	3A8	3A13	3D13	3D9	3D8	3D4	13/CLK3	12/CLK2	2D3	2D4	2D8	2D12	2A15	2A13	2A12	2A9	2A7	2
3	GND	3B8	Vcc	3A2	3A4	3A12	3D14	3D10	3D5	3D0	2D0	2D5	2D9	2D14	2A14	2A10	2A8	Vcc	2A3	GND	3
4	3B13	3B11	3B3	Vcc	ТБО	3A7	Vcc	3D11	3D6	3D1	2D1	2D6	2D11	Vcc	2A11	TMS	Vcc	2A6	2A2	2A0	4
2	4B14	4B15	3B4	Vcc						•							Vcc	2A5	2B0	2B1	5
9	GND	4B11	3B12	3B7		Pin CLK	Desi	_	i ons ock	5							2A4	2A1	2B4	GND	9
7	4B8	4B10	4B13	Vcc		GN: I	D =		roun put	ıd							Vcc	2B2	2B5	2B7	7
∞	4B4	4B6	4B9	4B12		I/O NC	=	: In	put/	Out onne	•						2B3	2B6	2B9	2B11	8
6	GND	4B3	4B5	4B7		V_{CC}	; =	= Su		2B8	2B10	2B12	GND	6							
10	GND	4B0	4B1	4B2		TDI TCF	=	- `		2B13	2B14	2B15	GND	10							
11	GND	4A0	4A1	4A2		TMS TDO				1B13	1B14	1B15	GND	11							
12	GND	4A3	4A5	4A7		4	D	_ 1	<u>5</u>								1B8	1B10	1B12	GND	12
13	4A4	4A6	4A9	4A12]	Macı	roce	ll (0-	15)			1B3	1B6	1B9	1B11	13
14	4A8	4A10	4A13	Vcc			L						k (A (0-4				Vcc	1B2	1B5	1B7	14
15	GND	4A11	0B12	0B7							ocgi	iiciit	(· · · · ·	•)			1A4	1A1	1B4	GND	15
16	4A14	4A15	0B4	Vcc													Vcc	1A5	1B0	1B1	16
17	0B13	0B11	0B3	Vcc	IDT	0A7	V _{CC}	0D11	9Q0	0D1	1D1	1D6	1D11	Vcc	1A11	TCK	Vcc	1A6	1A2	1A0	17
18	GND	0B8	Vcc	0A2	0A4	0A12	0D14	6 Q 0	0D5	000	1D0	1D5	1D10	1D14	1A14	1A10	1A8	Vcc	1A3	GND	18
19	0B2	0A3	0A8	0A11	0A13	0D12	9D8	0D4	0D3	IO/CLK0	11/CLK1	1D4	1D8	1D9	1D13	1A15	1A12	1A9	1A7	GND	19
20	GND	GND	0D15	0D13	0D10													1A13	GND	GND	20
	A	В	ာ	Ω	ш	ഥ	ט	H		×	П	×	z	Ъ	8	⊢	n	>		>	1

^{*}Package obsolete, contact factory.



256-BALL BGA CONNECTION DIAGRAM — M5-384*, M5LV-384* Bottom View (Macrocell Association)

256-Ball BGA

	A	В	C	Q	ഥ	ഥ	ტ	Н	ſ	×	П	M	Z	Ь	8	⊣	Ω	>	M	Υ	
1	GND	GND	4A11	4D15	4D12	GND	4D7	GND	4D3	4D2	GND	3D2	GND	3D7	GND	3D10	3D13	3D15	GND	GND	1
2	GND	4B2	4A3	4A8	4A13	4D13	4D9	4D8	4D4	I3/CLK3	12/CLK2	3D3	3D4	3D8	3D12	3A13	3A11	3A8	3A3	3B2	2
က	GND	4B8	Vcc	4A2	4A4	4A12	4D14	4D10	4D5	4D0	3D0	3D5	3D9	3D14	3A12	3A4	3A2	Vcc	3B8	GND	3
4	4B13	4B11	4B3	Vcc	ТБО	4A7	Vcc	4D11	4D6	4D1	3D1	3D6	3D11	Vcc	3A7	TMS	Vcc	3B3	3B11	3B13	4
2	5B14	5B15	4B4	V _{CC}		Pin I	Desi	gnat	ions	.	•	•	•				Vcc	3B4	2B15	2B14	5
9	GND	5B11	4B12	4B7		CLK GNI			ock roun	٦							3B7	3B12	2B11	GND	9
7	5B8	5B10	5B13	Vcc		I	=	: In	put								Vcc	2B13	2B10	2B8	7
∞	5B4	5B6	5B9	5B12		I/O NC	=	· No	о Сс	Out onne	ct						2B12	2B9	2B6	2B4	8
6	GND	5B3	5B5	5B7		V _{CC} TDI		_		2B7	2B5	2B3	GND	6							
10	GND	5B0	5B1	5B2		TCF TMS		: T∈ : T∈		2B2	2B1	2B0	GND	10							
11	GND	5A0	5A1	5A2		TDO) =	: Те		2A2	2A1	2A0	GND	11							
12	GND	5A3	5A5	5A7		<u>5</u>	<u>P</u>	_ 1	<u>5</u>								2A7	2A5	2A3	GND	12
13	5A4	5A6	5A9	5A12								roce: Bloc					2A12	2A9	2A6	2A4	13
14	5A8	5A10	5A13	Vcc								nent					Vcc	2A13	2A10	2A8	14
15	GND	5A11	0B12	0B7													1B7	1B12	2A11	GND	15
16	5A14	5A15	0B4	Vcc													Vcc	1B4	2A15	2A14	16
17	0B13	0B11	0B3	Vcc												TCK	Vcc	1B3	1B11	1B13	17
18	GND	0B8	Vcc	0A2	0A4	0A12	0D14	6Q0	0D5	000	100	105	1D10	1D14	1A12	1A4	1A2	Vcc	1B8	GND	18
19	0B2	0A3	0A8	0A11	0A13	0D12	0D8	0D4	0D3	IO/CLK0	11/CLK1	1D4	1D8	1D9	1D13	1A13	1A8	1A3	1B2	GND	19
20	GND	GND	0D15	0D13	0D10	GND	0D7	GND	0D2	GND	1D2	1D3	GND	1D7	GND	1D12	1D15	1A11	GND	GND	20
	A	В	ာ	Д	ш	<u> </u>	U	Н		×	П	Σ	z	Ъ	-8	H	n	>	` ≥		•

^{*}Package obsolete, contact factory.



256-BALL BGA CONNECTION DIAGRAM — M5-512*, M5LV-512* Bottom View (Macrocell Association)

256-Ball BGA

	A	В	C	Q	Ħ	ഥ	G	H	_	K	П	M	Z	Ь	R	\vdash	n	>	\otimes	\succ	
П	GND	GND	5A11	5D15	5D12	GND	5D7	GND	5D3	5D2	GND	4D2	GND	4D7	GND	4D10	4D13	4D15	GND	GND	1
2	GND	6A13	5A3	5A8	5A13	5D13	5D9	5D8	5D4	13/CLK3	12/CLK2	4D3	4D4	4D8	4D12	4A13	4A11	4A8	4A3	3A13	2
3	GND	6A7	Vcc	5A2	5A4	5A12	5D14	5D10	5D5	5D0	4D0	4D5	4D9	4D14	4A12	4A4	4A2	Vcc	3A7	GND	3
4	6A2	6A4	6A12	Vcc	TDO	5A7	V _{CC}	5D11	5D6	5D1	4D1	4D6	4D11	Vcc	4A7	TMS	Vcc	3A12	3A4	3A2	4
2	6B1	6B0	6A11	Vcc				•	•			•					Vcc	3A11	3B0	3B1	5
9	GND	6B4	6A3	6A8		Pin	Des	igna	tion	s							3A8	3A3	3B4	GND	9
7	6B7	6B5	6B2	Vcc		CLI GN			lock Frou								Vcc	3B2	3B5	3B7	7
∞	6B11	6B9	6B6	6B3		I		= Iı	nput								3B3	3B6	3B9	3B11	8
6	GND	6B12	6B10	6B8		I/C NC		= N	nput Io C	onne	ect						3B8	3B10	3B12	GND	6
10	GND	6B15	6B14	6B13		V _C o	I	= S = T		3B13	3B14	3B15	GND	10							
11	GND	7B15	7B14	7B13		TC:		= T = T		2B13	2B14	2B15	GND	11							
12	GND	7B12	7B10	7B8		TD	O :	= T	'est I	Data	Out						2B8	2B10	2B12	GND	12
13	7B11	7B9	7B6	7B3		<u>5</u>		<u> </u>	15								2B3	2B6	2B9	2B11	13
14	7B7	7B5	7B2	Vcc						_	Mac PAL		ell (0 ck (4				Vcc	2B2	2B5	2B7	14
15	GND	7B4	7A3	7A8							Seg						2A8	2A3	2B4	GND	15
16	7B1	7B0	7A11	Vcc													Vcc	2A11	2B0	2B1	16
17	7A2	7A4	7A12	Vcc	ΔT	0A7	Vcc	0D11	9D0	0D1	101	1D6	1D11	Vcc	1A7	TCK	Vcc	2A12	2A4	2A2	17
18	GND	7A7	Vcc	0A2	0A4	0A12	0D14	600	0D5	000	100	1D5	1D10	1D14	1A12	1A4	1A2	Vcc	2A7	GND	18
19	7A13	0A3	0A8	0A11	0A13	0D12	0D8	0D4	0D3	IO/CLK0	11/CLK1	1D4	1D8	1D9	1D13	1A13	1A8	1A3	2A13	GND	19
20	GND	GND	0D15	0D13	0D10	GND	0D7	GND	0D2	GND	1D2	1D3	GND	1D7	GND	1D12	1D15	1A11	GND	GND	20
	A	В	၁	D	ш	ഥ	U	Н	_	×	П	M	Z	Ь	R	H	n	>	8	7	

^{*}Package obsolete, contact factory.



352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512 Bottom View (I/O Pin-outs)

352-Ball BGA

	A	В	C	Q	ш	ഥ	Ŋ	Н	ſ	×	Т	M	Z	Ь	8	Г	Ω	>	\otimes	\prec	AA	AB	AC	AD	ΑE	AF	
_	NC	NC	NC	GND	NC	1/0245	GND	1/0246	1/0247	GND	1/0248	1/0249	I3/CLK3	GND	1/0250	/0251	1/0252	GND	/0253	1/0254	GND	NC	1/0255	GND	NC	NC	1
2	NC	S	S	1/0224	/0225	1/0226	1/0227	/0228	0229	1/0230	/0231	/0232	1/0233	1/0234	/0235	/0236	/0237	/0238	/0239	1/0240	1/0241	/0242	1/0243	1/0244	GND	GND	2
3	GND	GND	S	1/0205	1/0206 1/0225	1/0207	1/0208	1/0209 1/0228	VO210 VO229	1/0211	1/0212 1/0231	VO194 VO213 VO232	1/0214	IZCLK2	1/0215 1/0235	1/0216 1/0236 1/0251	1/0217 1/0237	1/0218 1/0238	1/0219 1/0239 1/0253	1/0220	1/0221	VO222 VO242	1/0223	TMS	NC	NC	3
4	NC	1/0188	S	TDO	1/0189	1/0190 1/0207	1/0191	Vcc	1/0192	Vcc	1/0193	1/0194	1/0195	Vcc	1/0196	1/0197	1/0198	V _{CC}	1/0199	V _{CC}	1/0200	1/0201	Vcc	1/0202	1/0203	1/0204	4
5	GND	1/0183	1/0184	Vcc			•					•				•							/0185	1/0186	1/0187	GND	5
9	NC	1/0176	1/0177	1/0178	-																		VO179 VO185	I/O180	1/0181	1/0182	9
7	GND	1/0169	1/0170	1/01/1																			1/0172	1/0173	1/0174	1/0175	7
∞	1/0162	1/0163	1/0164	1/0165																			1/0166	1/0167	1/0168	NC	8
6	1/0156	1/0157	1/0158	1/0159	_																		V _{CC}	1/0160	1/0161	GND	6
10	GND //	1/0150	1/0151	V _{CC}						Pi	n De	esigr	natio	ne									1/0152	1/0153	0154 /	1/0155	10
11	1/0142	1/0143	1/0144	1/0145							LK		Clo										0146	1/0147	VO148 VO154	VO149 V	11
12	1/0134	1/0135	1/0136	1/0137						G I	ND		Gro Inpi										1/0138 1/0146	1/0139	1/0140	1/0141	12
13	1/0128	1/0129	1/0130	1/0131						I/	O'	=	Inp	ut/O	_								Vcc II	1/0132	0133	GND	13
14	GND	0122	1/0123	V _{CC}							CC		No Sup										1/0124	1/0125	1/0120 1/0126 1/0133	1/0127	14
15	1/0114	1/0115 1/0122	1/0116	1/0117						T	DI	=	Test	Dat	ta In	-							0118	1/0119	0120	VO121	15
16	NC N	// // // //	1/0108	1/0109							CK MS		Test Test			elec	t						1/0110 1/0118	1/0111	1/0112	1/0113	16
17	1/0101	VO102 I/	VO103 I/	VO104 I/						T	DO	=	Test	Dat	ta O	ut							Vcc I/	1/0105	1/0106	GND //	17
18	GND //	// 360/1	/1 960/1	V _{CC}																			/60/	// 860/1	/ 660/	//O100	18
19	1/087	1 880/1	1 680/1	060/1																			1/091	1/092	1 660/1	1/094	19
20	1/080/1	1/081	1/082	1/083																			1/084	1/085	1 980/1	GND	20
21	1/073	1/074	1/075	1/076																			1 770/1	1/078	1 620/1	NC	21
22	GND	1 890/1	1 690/1	1 020/1	_															204	46G-(030	Vcc I	1/0/1	1/072	GND	22
23	1/051	1/052	1/053	V _{CC}	1/054	1/055) CC	1/056	Vcc	1/057	1/058	1/059	V _{CC}	090/1	1/061	1/062	ر درد کار	1/063	Vcc	1/064	1/065	990/1	TCK	NC	1 290/1	NC	23
24	NC	NC 2	巨	1/032	1/033	1/034	1/035	1/036	1/037	1/038	1 660/1	1/040	IO/CLK0	1/041	1/042	1/043	1/044	1/045	1/046	1/047	1/048	1/049	. 050/1	NC	GND	GND	24
25	GND	GND	1/011	1/012	1/013	1/014	1/015	1/016	1/017	1/018	1/019	1/020 1/	1/021 10	1/022 1/	1/023 1/	1/024	1/025	1/026	1/027	1/028	1/029	1/030	1/031	NC	NC	NC	25
56	NC	NC NC	GND I	00/1	NC	GND I	10/1	1/05	GND I	1/03	1/04	1/05	GND I	11/CLK1 1/	90/1	/0/1	GND I	80/1	/1 60/1	GND	1/010	NC	GND IV	NC	NC	NC	56
	✓		ပ	Ω	口	Ŀ,	ڻ ا	H	ſ	×	Г	M	z	РΞ	~	<u></u>	n	>	8	>	A	B	ပ	Ω	口	AF	




352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512 Bottom View (I/O Pin-outs)

201		v		(17	.	`	Jat	٠,																			
	_		• `	_	r_1	r_	- 10	_					2-Ba				П	_	_	.	⋖	В	ບ	Ω	ш	ഥ	
1	NC A	NC B	NC	GND	NC	5A12 F	GND	5D15 H	5D11 J	GND	2De L	5D3 M	із/сікз	GND	4D1 R	4D5 T	4D9 U	GND	4D15 W	4A13 Y	GND AA	NC AB	4A6 AC	GND AD	NC AE	NC AF	1
2	N S	N S	N S	5A2 G	5A5 N	5A9 5A	5A14 G	5A15 5E	5D13 5E	5D10 G	5D8 5	5D4 5	5D0 l3/C	4D0 G	4D2 4	4D6 4	4D10 4	4D13 G	4A15 4E	4A12 4	4A9 G	4A8 N	4A3 4,	4A1 G	GND N	GND	2
က	GND	GND	N S	5A1 5.	5A4 5.	5A7 5,	5A8 5A	5A10 5A	5A13 5E	5D14 5E	5D9 5	5D5 5	5D1 5	12/CLK2 4	4D4 4	4D7 4	4D11 4E	4D14 4E	4A14 4 <i>F</i>	4A10 4	4A7 4,	4A5 4,	4A2 4,	TMS 4,	NC G	NC	3
4	NC G	6A14 G	N S	TDO 5.	5A0 5,	5A3 5,	5A6 5,	V _{CC} 5	5A11 5	V _{CC} 51	5D12 5	5D7 5	5D2 5	V _{CC} 12/0	4D3 4	4D8 4	4D12 4	V _{CC} 4	4A11 4A	V _{CC} 44	4A4 4,	4A0 4,	V _{CC} 4,	3A15 TI	3A13 N	3A12 N	4
5	GND	6A12 6A	6A13 N	V _{CC} TI	2	2	2	>	5	>	20	2	2	>	4	4	4	>	44	>	4	4	3A14 V	3A11 3A	3A9 3A	GND 34	, 2
9	NC G	6A9 64	6A10 64	6A15 V																			3A10 34	3A8 34	3A7 3	3A5 G	9
7	GND	6A6 6	6A8 64	6A11 6/																			3A6 34	3A4 3	3A3 3	3A0 3	7
∞	6A1 G	6A4 6	6A5 6	6A7 6A																			3A2 3	3A1 3	зво з	NC 3	8
6	6B1 6	6A0 6	6A2 6	6A3 6					Pin CLI		_	tion: lock											V _{CC} 3	3B1 3	3B2 3	GND	6
10	GND 6	6B2 6	6B0 6	V _{CC} 6					GN		= G	rou	nd										3B3 V	3B4 3	385 3	3B6 G	10
11	6B6 G	6B5 6	6B4 6	6B3 V					I I/C			nput nput	/Out	tput									3B7 3	3B8 3	звэ з	3B10 3	11
7	6B10 6	9 689	9 889	6B7 6					NC		= N	lo Co	onne	ect	_								3B11 3	3B12 3	3B13 3	3B14 3E	12
13	6B14 6l	6B13 6	6B12 6	6B11 6					V _C				ly Vo Data	_	е								V _{CC} 3	2B15 3	зв15 з	GND 3	13
14	GND 66	7B15 66	6B15 6F	V _{CC} 6F					TCI TM				Clock Mode		ect								2B11 V	2B12 2E	2B13 3	2B14 G	14
5	7B14 G	7B13 7E	7B12 66	7B11 V					TD				Data										2B7 2E	2B8 2E	2B9 2E	2B10 2E	15
16	NC 7E	7B10 78	7B9 7E	7B8 7E					7		<u> </u>	15											2B3 2	2B4 2	2B5 2	2B6 2E	16
17	7B7	7B6 7I	7B5 7	784 7										Mac	roce	ell (0	-15)						V _{CC} 2	2B0 2	2B2 2	GND 2	17
18	GND 7	7B3 7	7B2 7	V _{CC} 7										PAL	Blo	ck (A	4-D)						2A3 \	2A2 2	2A0 2	2B1 G	18
19	7B1 G	7B0 7	7 A1 7	7A4 \					L					Seg	men	t (0-	7)						2A7 2	2A5 2	2A4 2	2A1 2	19
20	7A0 7	7A2 7	7A3 7	7A8 7																			2A11 2	2A8 2	2A6 2	GND 2	20
21	7A5 7	7A6 7	7A7 7	7A12 7																			2A15 2	2A10 2	2A9 2	NC	21
22	GND 1	7 A9 7	7A11 7	7A15 7																204	446G-	-031	V _{CC} 2	2A13 2	2A12 2	GND	22
23	7A10 G	7A13 7	7A14 7.	V _{CC} 7.	0A0	0A4	\ \ \	0A11	V _{CC}	0D12	0D8	0D3))	1D2	1D7	1D12	V _{CC}	1A11	Vcc	1A6	1A3	1A0	TCK \	NC 2	2A14 2	NC	23
24	NC 7	NC 2	7 IOT	0A2 \	0A5 (0A7 (0A10	0A14 0	0D14 \	0D11 0) ZQ0	0D4	IO/CLK0	101	1D5 1	1D9	1D14 \	1A13 1.	1A10 \	1A8 1	1 1 1 1	1A4	1A1 T	NC	GND 2	GND	24
25	GND	GND	0A1	0A3 C	0A8 C	0A9 C	0A12 0	0A15 0	0D13 0	0D10 0) 9Q0	0D2 C	/OI 0Q0	100	104	1D8 1	1D10 1	1D13 1.	1A15 1.	1A14 1	1 49 1	1A5 1	1A2 1	NC I	NC G	NC	25
56	N S	N S	GND	0A6 (S S	GND	0A13 0	0D15 0	GND 0	0 600	0D2 (0D1	GND	11/CLK1	1D3 1	1D6 1	GND 1	1011	1D15 1.	GND 1	1A12 1	NC V	GND 1	NC	NC	NC	97
	Α	В	ပ		田	<u> </u>	° ڻ	H H	<u> </u>	×	i i	×	z	P	۳.	H	n	>	W 1	>	AA 1	AB	AC	D	AE	AF	



5V M5 ORDERING INFORMATION^{1,2}

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations								
M5-128/68		YC, VC, YI, VI						
M5-128/104		YC, YI						
M5-128/120		YC, YI						
M5-192/68	Commercial:	YC*, VC, YI*, VI						
M5-192/104	-5, -7, -10, -12, -15	YC*, YI*						
M5-192/120	Industrial:	YC, YI						
M5-256/68	-7, -10, -12, -15, -20	YC*, VC, YI*, VI						
M5-256/104		YC*, YI*						
M5-256/120		YC, YI						
M5-256/160		YC, YI						

^{*}Package obsolete, contact factory.

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5-512/256-7AC-10AI.

Valid Combinations								
M5-320/120		HC*, HI*						
M5-320/160		HC, YC**, HI, YI**						
M5-320/184		HC*, HI*						
M5-320/192		AC, AI						
M5-384/120	Commercial:	HC*, HI*						
M5-384/160	-6, -7, -10, -12, -15	HC, YC**, HI, YI**						
M5-384/184		HC*, HI*						
M5-384/192	Industrial:	AC*, AI*						
M5-512/120	-7, -10, -12, -15, -20	HC*, HI*						
M5-512/160		HC, YC**, HI, YI**						
M5-512/184		HC*, HI*						
M5-512/192		AC*, AI*						
M5-512/256		AC, AI						

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

^{**} Contact Factory for availability.



3.3V M5LV ORDERING INFORMATION¹

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

1. See below for valid device/package combinations.

Valid Combinations								
M5LV-128/68		YC*, VC, YI*, VI						
M5LV-128/74		VC, VI						
M5LV-128/104	Commercial:	YC*, VC, YI*, VI						
M5LV-128/120	-5, -7, -10, -12	YC, YI						
M5LV-256/68		YC, VC*, YI, VI*						
M5LV-256/74	Industrial:	VC, VI						
M5LV-256/104	-7, -10, -12, -15	YC*, VC, YI*, VI						
M5LV-256/120		YC, YI						
M5LV-256/160		YC, YI						

^{*}Package obsolete, contact factory.

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5LV-512/256-7AC-10AI.

Valid Combinations									
M5LV-320/120		HC, YC**, HI, YI**							
M5LV-320/160		HC, YC**, HI, YI**							
M5LV-320/184		HC*, HI*							
M5LV-320/192		AC*, AI*							
M5LV-384/120	Commercial:	HC, YC**, HI, YI**							
M5LV-384/160	-6, -7, -10, -12, -15	HC, YC**, HI, YI**							
M5LV-384/184	Industrial:	HC*, HI*							
M5LV-384/192	-10, -12, -15, -20	AC*, AI* HC, YC**, HI, YI** HC, YC**, HI, YI**							
M5LV-512/120									
M5LV-512/160									
M5LV-512/184		HC*, HI*							
M5LV-512/192		AC*, AI*							
M5LV-512/256		AC, AI							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

^{**} Contact Factory for availability.



